Inicio Explorar Axuda
Iniciar sesión
min
/
ucl_project_y3
Seguir 1
Destacar 0
Fork 0
Ficheiros Incidencias 0 Pull Requests 0 Wiki
Árbore: 9d5c8e7121
Ramas Etiquetas
ucl_project_y3
/
simulation
/
modelsim
Min 9d5c8e7121 Project restructure %!s(int64=6) %!d(string=hai) anos
..
UCL_project_y3_run_msim_rtl_verilog.do de18826119 Added simulation directory %!s(int64=6) %!d(string=hai) anos
modelsim.ini de18826119 Added simulation directory %!s(int64=6) %!d(string=hai) anos
risc_tb_wave.do 9d5c8e7121 Project restructure %!s(int64=6) %!d(string=hai) anos
wave.do de18826119 Added simulation directory %!s(int64=6) %!d(string=hai) anos